iverilog: add epoch

This commit is contained in:
umarcor
2021-02-15 16:25:38 +01:00
parent 06ac8b6ac0
commit fb006cb3ce

View File

@@ -5,6 +5,7 @@ pkgbase=mingw-w64-${_realname}
pkgname="${MINGW_PACKAGE_PREFIX}-${_realname}"
pkgver=11.0.r8891.18e7406d
pkgrel=1
epoch=1
pkgdesc="Icarus Verilog, is a Verilog simulation and synthesis tool (mingw-w64)"
arch=('any')
url="http://iverilog.icarus.com/"